Read Design (HDL), Analyse and Elaborate Design

set   verilog_file   my_design.v

set   top_design   ALU

read_verilog   $verilog_file

current_design   $top_design

analyze   –format   verilog   $verilog_file

elaborate $top_design